In the contemporary context, non-volatile-based Resistive Random-Access Memory devices are one of the most promising and emerging technologies. It is one of the top alternatives for industrialists since they are considered to offer neuromorphic in-computing capacity. This study aims to build a 2T2R RRAM cell with reduced power dissipation compared to various RRAM and SRAM cells. The Project used Cadence Virtuoso to simulate in 90nm Technology. The proposed 2T2R structure and analyze the elements that lead to power dissipation for various optimizations. The results demonstrate that RRAM has an effective PDP which is less than most modified SRAM techniques. Furthermore, compared to RRAM cells, 2T2R is the most efficient in power dissipation, PDP, and Noise margin. A technique for reducing the power and delay has been proposed and which resulted a drastic reduction in power, delay, and PDP of the modified circuit respectively. The 2T2R circuit thus incorporated into a 4*4 array matrix which has an optimized power dissipation. As a result, the purpose of the research is to demonstrate that the RRAM cell outperforms the existing memory technologies and the 2T2R RRAM Cell and its memory array is the most stable cell and shows increased read and write performance, stability, and energy efficient.
Vianello E, Thomas O, Molas G, Turkyilmaz O, Jovanovic N, Garbin D, et al. Resistive memories for ultra-low-power embedded computing design. 2014;1–6.
2.
Enokido T, Aikebaier A, Takizawa M. Computation and Transmission Rate Based Algorithm for Reducing the Total Power Consumption. J Wirel Mob Networks Ubiquitous Comput Dependable Appl. 2011;(2):1–8.
3.
Giraud B, Makosiej A, Boumchedda R, Gupta N, Levisse A, Vianello E, et al. Advanced memory solutions for emerging circuits and systems. 2017 IEEE International Electron Devices Meeting (IEDM). IEEE; 2017. p. 19.4.1-19.4.4.
4.
Al-Yateem N, Ismail L, Ahmad M. A comprehensive analysis on semiconductor devices and circuits. Prog Electron Commun Eng. 2024;2(1):1–15.
5.
Thomas MA, K A, Joy A, Kuruvilla J. Forced-Sleep SVR SRAM for High Frequency Applications. 2020 International Conference on Power Electronics and Renewable Energy Applications (PEREA). IEEE; 2020. p. 1–5.
6.
Chen Y. ReRAM: History, Status, and Future. IEEE Transactions on Electron Devices. 2020;67(4):1420–33.
7.
Reddy S, Mohan P. Optimizing Energy Efficiency in Wireless Power Transmission Systems for Industrial Applications. Association Journal of Interdisciplinary Technics in Engineering Mechanics. 2024;2(2):19–23.
8.
Tosson A, Yu S, Anis M, Wei L. Proposing a Solution for Single-Event Upset in 1T1R RRAM Memory Arrays. IEEE Transactions on Nuclear Science. 2018;65(6):1239–47.
9.
Chen Y, Lu L, Kim B, Kim TTH. Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2020;28(12):2636–49.
10.
Tan W, Co CB, M.hernandez R, Sarmiento J, Rosales CA. Exploring the Performance Impact of Neural Network Optimization on Energy Analysis of Biosensor. Natural and Engineering Sciences. 2024;9(2):164–83.
11.
Kazi I, Meinerzhagen P, Gaillardon PE, Sacchetto D, Burg A, De Micheli G. A ReRAM-based non-volatile flip-flop with sub-V<inf>T</inf> read and CMOS voltage-compatible write. 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS). IEEE; 2013. p. 1–4.
12.
Chen PY, Yu S. Compact Modeling of RRAM Devices and Its Applications in 1T1R and 1S1R Array Design. IEEE Transactions on Electron Devices. 2015;62(12):4022–8.
13.
Dejamkhoy A, Najafi R, Javanajdadi K, Hasanpour J. Reactive Power Compensators for Maintaining Voltage Stability of the Wind Farm Using STATCOM in the presence Nonlinear Load. International Academic Journal of Science and Engineering. 2018;05(01):97–107.
14.
Chang MF, Lee A, Chen PC, Lin CJ, King YC, Sheu SS, et al. Challenges and Circuit Techniques for Energy-Efficient On-Chip Nonvolatile Memory Using Memristive Devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems. 2015;5(2):183–93.
15.
Joy A, Kuruvilla J. A Stable Low Power Dissipating 9 T SRAM for Implementation of 4 × 4 Memory Array with High Frequency Analysis. Wireless Personal Communications. 2022;126(4):3305–16.
16.
Moravej Z, Behravesh V, Bagheri S. Optimal PMU Placement for Power System Using Binary Cuckoo Search Algorithm. Int Acad J Innovat. 2015;2:8–9.
17.
Kim D, Yu C, Xie S, Chen Y, Kim JY, Kim B, et al. An Overview of Processing-in-Memory Circuits for Artificial Intelligence and Machine Learning. IEEE Journal on Emerging and Selected Topics in Circuits and Systems. 2022;12(2):338–53.
18.
Zheng L, Shin S, Kang SMS. Memristors-based Ternary Content Addressable Memory (mTCAM). 2014 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE; 2014. p. 2253–6.
19.
Jain S, Ranjan A, Roy K, Raghunathan A. Computing in Memory With Spin-Transfer Torque Magnetic RAM. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2018;26(3):470–83.
20.
Dabiri B, Modarressi M, Daneshtalab M. Network-on-ReRAM for Scalable Processing-in-Memory Architecture Design. 2021 24th Euromicro Conference on Digital System Design (DSD). IEEE; 2021. p. 143–9.
21.
Shirinzadeh S, Datta K, Drechsler R. Logic Design Using Memristors: An Emerging Technology. 2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL). IEEE; 2018. p. 121–6.
22.
Dowling VJ, Slipko VA, Pershin YV. Analytic and SPICE modeling of stochastic ReRAM circuits. International Conference on Micro- and Nano-Electronics 2021. SPIE; 2022. p. 74.
23.
Joy A, Joseph MA, Kuruvilla J. Implementation of a 4*4 10T SRAM Array using Domino Schmitt Trigger. 2022 International Conference on Industry 4.0 Technology (I4Tech). IEEE; 2022. p. 1–5.
The statements, opinions and data contained in the journal are solely those of the individual authors and contributors and not of the publisher and the editor(s). We stay neutral with regard to jurisdictional claims in published maps and institutional affiliations.
